

10016448_CLS
Most Frequently Occurring Classifications of Patents Returned
From A Search of 10016448 on March 24, 2004

Original Classifications

9 326/41
2 326/39
2 365/49
2 438/129
2 714/724
2 716/16

Cross-Reference Classifications

11 326/39
5 326/38
4 326/41
3 326/47
2 326/37
2 438/599
2 439/189
2 710/8
2 714/733
2 714/734
2 716/17
2 716/4
2 716/7

Combined Classifications

13 326/39
13 326/41
5 326/38
3 326/37
3 326/47
3 716/16
3 716/17
2 326/40
2 365/49
2 376/216
2 438/129
2 438/599
2 439/189
2 703/15
2 703/23
2 703/25
2 703/28
2 710/100
2 710/8
2 713/400

10016448_CLS

2 714/33
2 714/724
2 714/733
2 714/734
2 716/18
2 716/4
2 716/7

10016448_CLSTITLES

Titles of Most Frequently Occurring Classifications of Patents Returned

From A Search of 10016448 on March 24, 2004

13	326/39	(2 OR, 11 XR)
	Class 326 :	ELECTRONIC DIGITAL LOGIC CIRCUITRY
	326/37	MULTIFUNCTIONAL OR PROGRAMMABLE (E.G., UNIVERSAL, ETC.)
	326/39	.Array (e.g., PLA, PAL, PLD, etc.)
13	326/41	(9 OR, 4 XR)
	Class 326 :	ELECTRONIC DIGITAL LOGIC CIRCUITRY
	326/37	MULTIFUNCTIONAL OR PROGRAMMABLE (E.G., UNIVERSAL, ETC.)
	326/39	.Array (e.g., PLA, PAL, PLD, etc.)
	326/41	..Significant integrated structure, layout, or layout interconnections
5	326/38	(0 OR, 5 XR)
	Class 326 :	ELECTRONIC DIGITAL LOGIC CIRCUITRY
	326/37	MULTIFUNCTIONAL OR PROGRAMMABLE (E.G., UNIVERSAL, ETC.)
	326/38	.Having details of setting or programming of interconnections or logic functions
3	326/37	(1 OR, 2 XR)
	Class 326 :	ELECTRONIC DIGITAL LOGIC CIRCUITRY
	326/37	MULTIFUNCTIONAL OR PROGRAMMABLE (E.G., UNIVERSAL, ETC.)
3	326/47	(0 OR, 3 XR)
	Class 326 :	ELECTRONIC DIGITAL LOGIC CIRCUITRY
	326/37	MULTIFUNCTIONAL OR PROGRAMMABLE (E.G., UNIVERSAL, ETC.)
	326/47	.Significant integrated structure, layout, or layout interconnections
3	716/16	(2 OR, 1 XR)
	Class 716 :	DATA PROCESSING: DESIGN AND ANALYSIS OF CIRCUIT OR SEMICONDUCTOR MASK
	716/1	CIRCUIT DESIGN
	716/12	.Routing (e.g., routing map, netlisting)
	716/16	..PLA, PLD, FPGA, OR MCM
3	716/17	(1 OR, 2 XR)
	Class 716 :	DATA PROCESSING: DESIGN AND ANALYSIS OF CIRCUIT OR SEMICONDUCTOR MASK

10016448_CLSTITLES

716/1 CIRCUIT DESIGN

716/17 .Programmable integrated circuit (e.g., basic cell, standard cell, macrocell)

2 326/40 (1 OR, 1 XR)

Class 326 : ELECTRONIC DIGITAL LOGIC CIRCUITRY
326/37 MULTIFUNCTIONAL OR PROGRAMMABLE (E.G.,
UNIVERSAL, ETC.)

326/39 .Array (e.g., PLA, PAL, PLD, etc.)

326/40 ..With flip-flop or sequential device

2 365/49 (2 OR, 0 XR)

Class 365 : STATIC INFORMATION STORAGE AND RETRIEVAL
365/49 ASSOCIATIVE MEMORIES

2 376/216 (1 OR, 1 XR)

Class 376 : INDUCED NUCLEAR REACTIONS: PROCESSES,
SYSTEMS, AND ELEMENTS

376/207 WITH CONTROL OF REACTOR (E.G., CONTROL OF
COOLANT FLOW)

376/215 .By electronic signal processing circuitry
(e.g., plural redundant circuits)

376/216 ..Plural sensed different conditions or
measured variables correlated

2 438/129 (2 OR, 0 XR)

Class 438 : SEMICONDUCTOR DEVICE MANUFACTURING: PROCESS

438/128 MAKING DEVICE ARRAY AND SELECTIVELY
INTERCONNECTING

438/129 .With electrical circuit layout

2 438/599 (0 OR, 2 XR)

Class 438 : SEMICONDUCTOR DEVICE MANUFACTURING: PROCESS

438/584 COATING WITH ELECTRICALLY OR THERMALLY
CONDUCTIVE MATERIAL

438/597 .To form ohmic contact to semiconductive
material

438/598 ..Selectively interconnecting (e.g.,
customization, wafer scale integration, et

c.)

438/599 ...With electrical circuit layout

2 439/189 (0 OR, 2 XR)

Class 439 : ELECTRICAL CONNECTORS

439/189 WITH OR COMPRISING REMOVABLE CIRCUIT MODIFYING
ARRANGEMENT

10016448_CLSTITLES

2	703/15	(1 OR, 1 XR)
	Class	703 : DATA PROCESSING: STRUCTURAL DESIGN, MODELING, SIMULATION, AND EMULATION
	703/13	SIMULATING ELECTRONIC DEVICE OR ELECTRICAL SYSTEM
	703/14	.Circuit simulation
	703/15	..Including logic
2	703/23	(1 OR, 1 XR)
	Class	703 : DATA PROCESSING: STRUCTURAL DESIGN, MODELING, SIMULATION, AND EMULATION
	703/23	EMULATION
2	703/25	(1 OR, 1 XR)
	Class	703 : DATA PROCESSING: STRUCTURAL DESIGN, MODELING, SIMULATION, AND EMULATION
	703/23	EMULATION
	703/24	.Of peripheral device
	703/25	..I/O adapter (e.g., port, controller)
2	703/28	(1 OR, 1 XR)
	Class	703 : DATA PROCESSING: STRUCTURAL DESIGN, MODELING, SIMULATION, AND EMULATION
	703/23	EMULATION
	703/28	.In-circuit emulator (i.e., ICE)
2	710/100	(1 OR, 1 XR)
	Class	710 : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	710/100	INTRASYSTEM CONNECTION (E.G., BUS AND BUS TRANSACTION PROCESSING)
2	710/8	(0 OR, 2 XR)
	Class	710 : ELECTRICAL COMPUTERS AND DIGITAL DATA PROCESSING SYSTEMS: INPUT/OUTPUT
	710/1	INPUT/OUTPUT DATA PROCESSING
	710/8	.Peripheral configuration
2	713/400	(1 OR, 1 XR)
	Class	713 : ELECTRICAL COMPUTERS AND DIGITAL PROCESSING SYSTEMS: SUPPORT
	713/400	SYNCHRONIZATION OF CLOCK OR TIMING SIGNALS, DATA, OR PULSES
2	714/33	(1 OR, 1 XR)
	Class	714 : ERROR DETECTION/CORRECTION AND FAULT DETECTION/RECOVERY

10016448_CLSTITLES

714/100	DATA PROCESSING SYSTEM ERROR OR FAULT HANDLING
714/1	.Reliability and availability
714/25	..Fault locating (i.e., diagnosis or testing)
714/32	...Particular stimulus creation
714/33Derived from analysis (e.g., of a specification or by stimulation)
2 714/724	(2 OR, 0 XR)
Class 714 :	ERROR DETECTION/CORRECTION AND FAULT DETECTION/RECOVERY
714/699	PULSE OR DATA ERROR HANDLING
714/724	.Digital logic testing
2 714/733	(0 OR, 2 XR)
Class 714 :	ERROR DETECTION/CORRECTION AND FAULT DETECTION/RECOVERY
714/699	PULSE OR DATA ERROR HANDLING
714/724	.Digital logic testing
714/733	..Built-in testing circuit (BILBO)
2 714/734	(0 OR, 2 XR)
Class 714 :	ERROR DETECTION/CORRECTION AND FAULT DETECTION/RECOVERY
714/699	PULSE OR DATA ERROR HANDLING
714/724	.Digital logic testing
714/734	..Structural (in-circuit test)
2 716/18	(1 OR, 1 XR)
Class 716 :	DATA PROCESSING: DESIGN AND ANALYSIS OF CIRCUIT OR SEMICONDUCTOR MASK
716/1	CIRCUIT DESIGN
716/18	.Logical circuit synthesizer
2 716/4	(0 OR, 2 XR)
Class 716 :	DATA PROCESSING: DESIGN AND ANALYSIS OF CIRCUIT OR SEMICONDUCTOR MASK
716/1	CIRCUIT DESIGN
716/4	.Testing or evaluating
2 716/7	(0 OR, 2 XR)
Class 716 :	DATA PROCESSING: DESIGN AND ANALYSIS OF CIRCUIT OR SEMICONDUCTOR MASK
716/1	CIRCUIT DESIGN
716/7	.Partitioning (e.g., function block, ordering constraint)

10016448_LIST

PLUS Search Results for S/N 10016448, Searched March 24, 2004

The Patent Linguistics Utility System (PLUS) is a USPTO automated search system for U.S. Patents from 1971 to the present. PLUS is a query-by-example search system which produces a list of patents that are most closely related linguistically to the application searched. This search was prepared by the staff of the Scientific and Technical Information Center, SIRA.

5841790
5844917
6009483
6336209
5991523
6094726
6292018
5625567
6058263
5426769
5652875
5832049
5859884
6260087
5386550
6009363
6009259
6181159
6389379
6404225
5970241
5696770
5805609
6101566
6100879
6208166
5293590
5546566
5680594
5858817
6157557
5338983
5348902
5488315
5734866
5774403
5798645

10016448_LIST

5910725
5959489
5977792
6147890
6211697
6211697
6297666
6301696
6331790
6334169
6476636
6504398
6531891

10016448_QUAL

5841790 90
5844917 90
6009483 90
6336209 90
5991523 83
6094726 83
6292018 83
5625567 83
6058263 83
5426769 81
5652875 78
5832049 78
5859884 78
6260087 78
5386550 74
6009363 74
6009259 74
6181159 74
6389379 74
6404225 74
5970241 74
5696770 74
5805609 74
6101566 74
6100879 74
6208166 72
5293590 72
5546566 72
5680594 72
5858817 72
6157557 72
5338983 72
5348902 72
5488315 72
5734866 72
5774403 72
5798645 72
5910725 72
5959489 72
5977792 72
6147890 72
6211697 72
6211697 72
6297666 72
6301696 72
6331790 72
6334169 72
6476636 72

10016448_QUAL

6504398 72
6531891 72